Express Mail Label No.: EV 434014702 US Attorney Docket No.: D5116-00002

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

in re Application of: Sharad Saxena et al.

Serial No.: 09/675,427

Group Art Unit: 2128

Filed: September 29, 2000

Examiner: Morella Rosales Hanner

For: AN EFFICIENT METHOD FOR MODELING AND SIMULATION OF THE IMPACT OF LOCAL AND GLOBAL VARIATION OF INTEGRATED CIRCUITS

I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as "Express Mail Post Office to Addressee" Mailing Label Number **EV434014702US** to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

August 23, 200

Steven E. Koffs, Registration No. 37,163

INFORMATION DISCLOSURE STATEMENT TRANSMITTAL LETTER

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

RECEIVED

AUG 2 7 2004

Dear Sir:

Technology Center 2100

Enclosed herewith is an Supplemental Information Disclosure Statement pursuant to 37 CFR. § 1.56 in connection with the above-identified application, which statement is being filed:

- [] Together with the present application.
- [] Before the first Office Action on the merits or three (3) months from the filing date of this application, whichever occurs last. [37 CFR § 1.97(b)]
- [X] After the first Office Action on the merits, but before a Final Office Action under §1.113 or Notice of Allowance under §1.311, whichever occurs first. [37 CFR § 1.97(c)]
- [] After a Final Office Action under §1.113 or Notice of Allowance under §1.311, but prior to or with payment of the Issue Fee. [37 CFR § 1.97(d)]

Attorney Docket No.: D5116-00002 Express Mail Label No.: EV 434014702 US Consistent with Applicant's obligations pursuant to 37 CFR §§1.97 and 1.98, the following requirements have been met: No separate requirements are needed. [] No additional fee is required. Fee Under 37 CFR § 1.97(c) [X] The fee of \$180.00 for submission of an IDS under § 1.97(c) as set forth in § 1.17(p) accompanies this statement. [] Fee Under 37 CFR § 1.97(d) The fee of \$180.00 for submission of an information disclosure statement under § 1.97(d) set forth in § 1.17(p) accompanies this statement. Certification Under 37 CFR § 1.97(e) [] Each item of information contained in this statement was cited in a () communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement; or No item of information contained in this statement was cited in a () communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the statement after making reasonable inquiry, no item of information contained in this statement was known to any individual designated in §1.56(c) more than three months prior to the filing of this statement. **Provision of Copies of References** [] Copies of cited references which are U.S. Patents or U.S. Patent Application Publications are not required for this application, which has a filing date after June 30, 2003 (1276 OG 55, 5 August 2003). A copy of each of the references listed on the attached Form PTO-1449 is [X] enclosed herewith and forms a part hereof.

Partial Translations of References

form a part hereof.

are enclosed herewith and

Express Mail Label No.: EV 434014702 US Attorney Docket No.: D5116-00002

[]	A copy of the European Search Report from a corresponding or related
	EPO application is enclosed herewith.

[] A copy of the International Search Report from a corresponding or related PCT application is enclosed herewith.

Identification of Prior Application(s) In Which Listed Information Was Already Cited And For Which No Copies Are Submitted Or Need Be Submitted

- [] This application relies, under 35 U.S.C. § 120, on the earlier filing date of prior U.S. Application No(s).

 The following references were submitted to, and/or cited by, the Office in the prior application(s) and therefore are not required to be provided in this application:
- [x] The Commissioner is hereby authorized to charge any fees associated with this communication or credit any overpayment to Deposit Account No. <u>04-1679</u>. A duplicate copy of this transmittal is attached.

Respectfully submitted,

Registration No. 37,163 Attorney for Applicant(s)

Steven E. Koffs

DATE: 8 23 04

DUANE MORRIS LLP One Liberty Place Philadelphia, PA 19103-7396 Telephone: 215-979-1250

Fax: 215-979-1020

Express Mail Label No. EV 434014702 US

PTO/SB/08B (08-03)
Approved for use through 07/31/2006. OMB 0651-0031

INFORMATION DISCLOSURE STATEMENT BY APPLICANT				re required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known		
				Application Number	09/675,427	
			CLOSURE	Filing Date	September 29, 2000 AUG 2 7 2004	
			PPLICANT	First Named Inventor	Sharad Saxena Technology Center	
				Art Unit	2128	
			iecessary)	Examiner Name	Morella I Rosales Hanner	
Sheet	1	of	2	Attorney Docket Number	D5116-00002	

		NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No. ¹					
	-	Y. CHENG et al., "MOSFET Modeling and BSIM User Guide." Kluwer Academic Publishers, Boston, 1999	1			
		CONTI et al. "Parametric Yield Formulation of MOS IC's Affected by Mismatch Effect." IEEE Transactions on Computer-Aided Design, Vol. 18, pp. 582-596, May 1999				
		GUARDIANI et al., "Applying a submicron mismatch model to practical IC design." IEEE Custom Integrated Circuits Conference, San Diego (CA), May 1994				
		HUIJSING et al., "Low-Power Low-Voltage VLSI Operational Amplifier Cells." IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 42, No. 11, pp. 841-852, November 1995				
		HWANG, et al., "Universal Constant-gm Input-Stage Architectures for Low-Voltage Op Amps." IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 42, No. 11, pp. 886-894, November 1995.				
		PINEDA DE GYVEZ et al., "Integrated Circuits Manufacturability: the Art of Process and Design Integration." pp. 158-166, IEEE Press, New York, 1999				
		FELT et al., "Hierarchical Statistical Characterization of Mixed-Signal Circuits Using Behavioral Modeling." IEEE-ACM International Conference on Computer Aided Design, San Jose (CA), November 1996				
		MICHAEL et al., "Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits." Kluwer Academic Publishers, Boston, 1993				
		MICHAEL et al., "Statistical Modeling of Device Mismatch for Analog Integrated Circuits." IEEE Journal of Solid-State Circuits, Vol. 27, No. 2, February 1992				
		"pdPCA User's Manual." Version ?, PDF Solutions, Inc., San Jose, 1998				

Examiner	Date	
Signature	Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

Express Mail Label No. EV 434014702 US

PTO/SB/08B (08-03) Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Department of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO			Complete if Known		
Substitute for form 1449/F10			Application Number	09/675,427	
INFORMA	TION DIS	CLOSURE	Filing Date	September 29, 2000	
STATEME	NT BY A	PPLICANT	First Named Inventor	Sharad Saxena	
(Use as many sheets as necessary)			Art Unit	2128	
			Examiner Name	Morella i Rosales Hanner	
Sheet 2	of	2	Attorney Docket Number	D5116-00002	

	-	NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.				
		PELGROM et al., "Matching Properties of MOS Transistors." IEEE Journal of Solid-State Circuits, Vol. 24, No. 5, SC-24, pp. 1433-1440, October 1989				
		SIDNEY SOCLOF, "Design and Applications of Analog Integrated Circuits." Prentice Hall, New Jersey, 1991.				
X	-	STROJWAS et al., "Manufacturability of Low-Power CMOS Technology Solutions." Invited Paper, International Symposium on Low-Power Electronics and Design, Monterey (CA), August 1996				
, .		TUINHOUT et al., "Matching of MOS Transistors." FSA Modeling Workshop, San Jose (CA), May 1999				
		VELGHE et al., "Compact MOS Modelling for Analogue Circuit Simulation." IEDM Techn. Digest, pp. 485-488, Washing (DC), 1993				
		ZHANG et al., "Yield and Variability Optimization of Integrated Circuits." Kluwer Academic Publishers, Boston, 1995				
		HANSON et al., "Analysis of Mixed-Signal Manufacturabiltiy with Statistical Technology CAD (TCAD), IEEE Transactions on Semiconductor Manufacturing, Vol. 9, No. 4, November 1996				
		RECEIVED				
		AUG 2 7 2004				
		Technology Center 2100				

Examiner	Date	
Signature	Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.